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ABSTRACT
Even though, TCAM provides search operation in a con-
stant time, when compared with Static Random Access Mem-
ories (SRAMs), TCAMs have certain limitations such as
low storage density, relatively slow access time, low scal-
ability, complex circuitry, and expensive costs. Hence, the
need for a TCAM architecture arises that can use SRAM
(with additional logic) to behave like TCAM. This paper
presents the idea of Hybrid-Partitioned, SRAM-based archi-
tecture (HP-TCAM), which provides the same functionality
as TCAM. We implemented and analyzed an example de-
sign of 512 × 36 HP-TCAM on Xilinx FPGAs with its dif-
ferent design parameters. Energy/bit/search, as an important
metric, for the design is 47.13 fJ on Virtex-7 FPGA. Fur-
thermore, we have provided in detail, all the implementation
results and power consumption for our designs.
1. INTRODUCTION
Ternary Content Addressable Memory (TCAM) is a special
memory that contains large amounts of stored data for si-
multaneous comparison with input data. The search result of
TCAM is the address, among matched addresses, at which
input word is matched. TCAM can store 0, 1, and x states,
where x is called don’t care state, which is always in match
case irrespective of the input bit.
The search operation in typical TCAMs has several se-
vere disadvantages. TCAMs cost is about 30 times more
(per bit of storage) than SRAM [1]. TCAM is not sub-
ject to the very intense commercial competition found in the
RAM market [2]. Since TCAM needs comparison circuitry
in each cell, it has lower bit density than RAM. Furthermore,
comparison circuitry also adds complexity to TCAM archi-
tecture. The extra logic and capacitive loading due to the
massive parallelism lengthens the access time of TCAMs,
which is over 3.3 times longer than SRAM [3]. Further-
more, inborn architectural barriers also limit its total chip
capacity. Complex integration of memory and logic also
makes TCAM testing very time consuming [4]. RAM is
available in a wider variety of sizes and flavours, and is more
generic and widely available [5]. CAMs have a very limited
pattern capacity and the cost per bit of RAM continuously
decreases, as opposed to CAM technology [6].
FPGAs are used in many applications because of several
reasons that include its reconfigure-ability, massive hard-
ware parallelism, and rapid prototyping capability. FPGA
devices such as Xilinx Virtex-6 and Virtex-7 provide high
clock rate and large amounts of on-chip dual-port memory
with configurable word width. Xilinx Virtex-7 2000T FPGA
is ideally suited for the ASIC prototyping and emulation
marketplace. Therefore, FPGA is a natural choice for im-
plementing CAMs.
As shown in the literature, the development of CAM
strongly demands to build up TCAM from conventional mem-
ory and use FPGA as an implementation technology. Re-
cently, in [7] an SRAM-based TCAM (HP-TCAM) has been
presented. The current work proposes and demonstrates the
HP-TCAM by implementing it on Xilinx FPGAs, for its dif-
ferent design parameters (N: # of vertical partitions and L:
# of horizontal partitions). We have thoroughly reported all
the implementation details of HP-TCAM.
2. PREVIOUS WORK
Memory architectures in [6] and [8] emulate CAM func-
tionality but there is an exponential increase in the memory
size with the increase in number of bits in CAM word, thus
making them prohibitive. Furthermore, the method in [8]
only works on ascended data but in typical CAM applica-
tions data is totally random. Alternative in [9] integrates
CAM and RAM to get overall CAM functionality, thus in-
heriting the instinctive disadvantages of CAM. The method
makes groups by finding some distinguishing bits in CAM
entries. In typical TCAM applications, data is entirely ran-
dom, thus making groups are very time consuming.
An SRAM-based work has been presented in [10], which
demonstrates the vertical partitioning emulation of TCAM
with SRAM. RAM-based CAMs in [2] and [11] are based on
hashing technique, thus having drawbacks of collisions and
bucket overflow and therefore, cannot provide deterministic
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Table 1. TCAM Table and its Hybrid Partitions (HP).
Address Hybrid Partitions Layer
0 xx01 11xx
1 1101 HP11 1100 HP12 1
2 0111 0111
3 1101 HP21 111x HP22 2
search performance. In [2], the performance of the method
becomes gracefully degradable as the number of stored el-
ements increases. Traditional algorithmic search solutions
need throughput of multiple clock cycles and also result in
inefficient memory utilization [12].
3. ARCHITECTURE OF HP-TCAM
HP-TCAM exploits hybrid partitioning (HP) to divide con-
ventional TCAM table into vertical (columns) and horizon-
tal (rows) partitions. Hybrid partitioning is visualized in Ta-
ble 1. Vertical partitioning (VP) divides W-bits TCAM word
into N sub-words; each of which is of w-bits. Horizontal
partitioning (HrP) divides each vertical partition using the
original address range of conventional TCAM table into L
horizontal partitions. Thus, HP results in total of L×N hy-
brid partitions. The dimensions of each hybrid partition are
K× w where K is a sub-set from original addresses and w is
the number of bits in a sub-word. Every sub-word in all hy-
brid partitions is mapped to its corresponding bit in its cor-
responding BPT and original address(s) of the sub-word are
mapped to its/their corresponding bit(s) in the correspond-
ing APT, respectively. Hybrid partitions spanning the same
address range are in the same layer.
3.1. Layer Architecture
The layer architecture of HP-TCAM is shown in Fig. 1, the
main components of which are N bit position tables (BPTs),
N address position tables (APTs), N APT address genera-
tors (APTAGs), a local priority encoder (LPE), and ANDing
operations (1-bit AND and K-bit AND).
In BPT, 2w of memory bits are arranged into 2w−b rows.
Each row consists of 2b data bits (which can be two or more),
and last index (LI) (of length w+1 bits). The w-b most sig-
nificant bits (MSBs) of sub-word act as an address, BPT ad-
dress (BPTA), to BPT. The b less significant bits (LSBs), bit
position indicator (BPI), in the sub-word are used to indi-
cate a particular bit position in the row selected by BPTA. If
the indicated bit position is high, sub-word is present other-
wise absent. LI of a row is set to the total number of bits set
in all previous rows reduced by 1.
1-bit AND operation ANDs the output of all BPTs.
If the result of 1-bit AND operation is high, then it per-
mits the search operation, otherwise mismatch occurs in the
1 1 1
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Fig. 1. Architecture of a layer of HP-TCAM.
corresponding layer. APTAG receives two values from its
corresponding BPT, LI and 2b. APTAG has 1′s counter and
adder. The 1′s counter counts the number of 1′s in the se-
lected row of BPT up to the indicated bit position inclusive
and then forwards the result to adder, which then adds the
output of the 1′s counter and LI of the selected row. The
summation results in APTA.
Dimensions of each APT are 2w× Kwherew is the num-
ber of bits in a sub-word, 2w represents number of rows, and
K is the number of bits in each row where each bit represents
an original address. K-bit AND operation ANDs bit-wise
the output of all APTs. The result of K-bit AND operation
has the potential match address (PMA). Since we emulate
TCAM, and as in TCAM multiple matches may occur in a
layer, LPE is used to select PMA among the outputs of K-bit
AND operation.
3.2. Overall Architecture
The architecture of HP-TCAM is shown in Fig. 2, which is
composed of L layers and a global priority encoder (GPE).
GPE is used to select match address (MA) among multiple
matches. GPE receives PMAs from all layers and outputs
MA among PMAs.
3.3. Searching an entry in HP-TCAM
3.3.1. Layer Searching
Algorithm 1 illustrates the layer search operation. The layer
receives N sub-words simultaneously, which are then ap-













Partition input word of W bits into N sub-words; with each sub-word is of w bits





Fig. 2. Architecture of HP-TCAM.
is then divided into its BPTA and BPI, which occurs for all
sub-words in parallel. Then, BPTA reads out a row and BPI
accesses a particular bit in it. If the accessed bit is high, then
sub-word is present, otherwise absent. Still we don’t know
at which address the sub-word is present. All BPTAs and
BPIs perform their respective functions concurrently.
Algorithm 1 Pseudo-code for search operation in a layer of
HP-TCAM
Input: N sub-words
Output: Potential match address (PMA)
1: → Apply N sub-words
2: → Apply all sub-words simultaneously to their BPTs
3: → Divide each sub-word into its BPTA and BPI
→ in its respective BPT: occurs in parallel in all BPTs
4: → Read bit position in BPT with BPI in a row selected
→ by BPTA: occurs in parallel in all BPTs
5: if (the accessed bits by all BPIs in their BPTs are high)
then
6: →Continue search operation
7: →a. APTAGs generate their APTAs in parallel
8: →b. Read all APTs simultaneously
9: →c. AND bit-wise all K-bits rows
10: →d. Select PMA/mismatch occurs
11: else
12: → Mismatch occurs
13: end if
Search will continue, if the accessed bits by all BPIs
in their BPTs are high. If any of the accessed bits is low,
searching will stop in that layer. This explanation is equiv-
alent to 1-bit AND operation in Fig. 1. All APTAGs gen-
erate their respective APTAs simultaneously. All APTAs
read out K-bit rows from their corresponding APTs simulta-
neously, which are then bit-wise ANDed. LPE receives the
K-bit AND operation result and outputs PMA. Mismatch of
the input word can occur at two places in a layer search. 1:)
if the result of 1-bit AND operation is 0, and 2:) when none
of the bit is high after K-bit AND operation.
3.3.2. Overall Searching
Algorithm 2 shows the overall searching in HP-TCAM. An
entry (search key) is applied to HP-TCAM, which is then
divided into N sub-words. The sub-words are then searched
in all layers in parallel. Algorithm 2 uses algorithm 1 at step
3. After searching, PMAs are available from all layers. GPE
selects MA among PMAs; otherwise mismatch occurs.
Algorithm 2 Pseudo-code for search operation in HP-TCAM
Input: Search Key
Output: Match address (MA)
1: → Apply input word
2: → Partition search key (input word) into N sub-words
3: → Search sub-words simultaneously in all layers
4: → Select MA among PMAs/mismatch occurs
4. IMPLEMENTATION OF HP-TCAM
We implemented a real example design of HP-TCAM with
different design parameters (L: # of layers and N: # of ver-
tical partitions) for the size of 512× 36 on Xilinx Virtex-5,
Virtex-6 , and Virtex-7 FPGAs. We have taken four samples
of the example design termed as cases. These are Case 1(L
= 2, N = 4), Case 2(L = 4, N = 4), Case 3(L = 2, N = 3), and
Case 4(L = 4, N = 3).
FPGA implementation results and power consumption
for the design are tabulated in Table 2. Total dynamic power
consumption for a look-up operation has been measured with
1.0v core voltage and 100 MHz clock speed using Xilinx
Xpower Analyzer. Then, we computed energy/bit/search
(Ebs) of the example design using equation 1.
Ebs =
Power(W )
Frequency(Hz)× Total Number of bits
(1)
We can see from Table 2 that energy/bit/search has an
increase with the increase in memory size and further shows
that for the same design case energy/bit/search decreases as
the design case moves from Virtex-5 to Virtex-7 because the
latest Xilinx FPGAs are power efficient.
We implemented the design cases with different stages
of pipeline. Latency of all the design cases is five clock
cycles. Each memory read takes one clock cycle, APTAG
takes two clock cycles, K-bit AND operation takes one
clock cycle, and priority encoder (PE) takes one clock cycle.
With increase in TCAM size, pipeline stages may in-
crease that may result in more cycles for APTAG and K-bit
AND operation. Pipeline stages may also increase if higher
operating frequency is needed. For larger TCAM structure,
there may be greater values for L and N but it is expected
that the throughput is not affected by larger size of TCAM.
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Table 2. FPGA Implementation Results and Power Consumption of HP-TCAM for Different Design Cases
Cases FPGAs BRAMs SRs LUTs Power Energy Speed36K 18K (mW) (fJ) (MHz)
Size: 512× 36
Virtex-5 40 8 1745 4563 154.48 83.81 117.05
Case 1 Virtex-6 40 8 1289 3482 101.08 54.83 126.61
(L = 2, N = 4) Virtex-7 40 8 1289 3436 86.88 47.13 107.21
Virtex-5 48 16 1801 7343 251.49 136.44 100.26
Case 2 Virtex-6 48 16 2057 5326 188.33 102.17 118.10
(L = 4, N = 4) Virtex-7 48 16 2057 5289 146.69 79.58 136.01
Virtex-5 174 12 1019 3782 330.91 179.95 100.23
Case 3 Virtex-6 174 12 1115 3053 249.76 135.5 119.50
(L = 2, N = 3) Virtex-7 174 12 1115 3038 208.81 113.28 124.92
Virtex-5 180 24 2429 6333 422.46 229.19 100.00
Case 4 Virtex-6 180 24 1709 4495 280.11 151.96 126.50
(L = 4, N = 3) Virtex-7 180 24 1709 4501 248.90 135.03 110.85
5. CONCLUSIONS AND FUTUREWORK
In this paper, we reviewed all the architectural details of
HP-TCAM and provided implementation of an example de-
sign of size 512 × 36 for its design parameters (L and N)
on Xilinx Virtex-5, Virtex-6, and Virtex-7 FPGAs. The de-
velopment speed for SRAM and FPGA is faster than clas-
sical CAM, thus the proposed HP-TCAM design can enjoy
the further improvements from SRAM and FPGAs. Classi-
cal TCAM cannot be directly implemented on FPGA, with
our proposed approach, FPGA-based HP-TCAM provides a
wider application usage. Other advantageous points include
its independence of the type of data, support for an arbitrar-
ily large input pattern, and its simpler design. More impor-
tantly, the throughput of HP-TCAM is one word comparison
per clock cycle.
As shown in this paper, SRAM-based TCAM design is a
rich research field and further investigations are necessary to
find out various SRAM-based TCAM structures. Our future
work includes further investigation on the parameter selec-
tion for the SRAM-based TCAM.
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